

REPORT DOCUMENTATION PAGE			Form Approved OMB NO. 0704-0188
Public reporting burden for this collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comment regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden, to Washington Headquarters Services, Directorate for Information Operations and Reports, 1215 Jefferson Davis Highway, Suite 1204, Arlington, VA 22202-4302, and to the Office of Management and Budget, Paperwork Reduction Project (0704-0188), Washington, DC 20503.			
1. AGENCY USE ONLY (Leave blank)	2. REPORT DATE 10/18/01	3. REPORT TYPE AND DATES COVERED Final Tech Report 8/1/96-10/31/99	
4. TITLE AND SUBTITLE Rapid Thermal Chemical Vapor Deposition for Dual-Gated Sub-100nm MOSFET's		5. FUNDING NUMBERS DAAH04-96-1-0357	
6. AUTHOR(S) James C. Sturm			
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) Princeton University Dept. of Electrical Engineering Center for Photonics & Optoelectronic Materials Princeton, NJ 08544		8. PERFORMING ORGANIZATION REPORT NUMBER	
9. SPONSORING / MONITORING AGENCY NAME(S) AND ADDRESS(ES) Attn: AMSRL-RO-BI (Technical Reports) 4300 S. Miami Blvd. Durham, NC 27703-9142		10. SPONSORING / MONITORING AGENCY REPORT NUMBER 36239.1-RT-RH	
11. SUPPLEMENTARY NOTES Approved for public release: distribution unlimited			
12a. DISTRIBUTION / AVAILABILITY STATEMENT Approved for public release; distribution unlimited.		12b. DISTRIBUTION CODE 2	
13. ABSTRACT (Maximum 200 words)  The main overall goal of this project was to improve the high speed performance of transistors and integrated circuits based on silicon, which is the material on which most microelectronic circuitry (such as microprocessors and memory chips) is based. This project examines the scaling of MOSFET's to very small channel dimensions using a vertical structure which is defined by Rapid Thermal Chemical Vapor Deposition. The scaling of vertical p-channel MOSFET's with the source and drain doped with boron during low temperature epitaxy is limited by the diffusion of boron during subsequent side wall gate oxidation. By introducing thin SiGeC layers in the source and drain regions, this diffusion has been suppressed, enabling for the first time the scaling of vertical p-channel MOSFET's to under 100nm in channel length to be realized. Device operation with a channel length down to 25nm has been achieved.			
14. SUBJECT TERMS		20011101 027	
		15. NUMBER IF PAGES 12	
		16. PRICE CODE	
17. SECURITY CLASSIFICATION OR REPORT UNCLASSIFIED	18. SECURITY CLASSIFICATION OF THIS PAGE UNCLASSIFIED	19. SECURITY CLASSIFICATION OF ABSTRACT UNCLASSIFIED	20. LIMITATION OF ABSTRACT UL

**Title: "Rapid Thermal Chemical Vapor Deposition For Dual-Gated Sub-100 nm MOSFET's"**

ARO DAAH04-96-1-0357

8/1/96 - 10/31/99

**FINAL TECHNICAL REPORT**

Prof. James C. Sturm  
Center for Photonics and Optoelectronic Materials  
Department of Electrical Engineering  
Princeton University  
J-301 E-Quad  
Princeton, NJ 08544  
Tel: 609-258-5610, Fax: 609-258-6279  
sturm@ee.princeton.edu

**Table of Contents**

Abstract	2
Introduction to Technical Approach	2
Results and Impact/Applications	3
<i>Fundamental Interaction of Carbon on Boron Diffusion</i>	
<i>through Silicon Interstitials</i>	3
<i>Sib-100 nm Vertical MOSFET's with SiGeC Source/Drains</i>	4
<i>Summary</i>	8
<i>References</i>	8
Technology Transition/Students Supported	10
Publications Supported by This Grant	10

## Abstract

The main overall goal of this project was to improve the high speed performance of transistors and integrated circuits based on silicon, which is the material on which most microelectronic circuitry (such as microprocessors and memory chips) is based. This project examines the scaling of MOSFET's to very small channel dimensions using a vertical structure which is defined by Rapid Thermal Chemical Vapor Deposition. The scaling of vertical p-channel MOSFET's with the source and drain doped with boron during low temperature epitaxy is limited by the diffusion of boron during subsequent side wall gate oxidation. By introducing thin SiGeC layers in the source and drain regions, this diffusion has been suppressed, enabling for the first time the scaling of vertical p-channel MOSFET's to under 100nm in channel length to be realized. Device operation with a channel length down to 25nm has been achieved.

## Introduction to Technical Approach:

Vertical MOSFET's are attractive structures for short channel MOSFET's because the channel length ( $L$ ) may be determined by the thickness of an epitaxial layer instead of by lithography resolution. The chip area can also be reduced in some cases by using vertical structures [1,2]. Furthermore by using ultra-thin pillars (width < 100nm), the channel region can be fully-depleted by surrounding gates, resulting in improved subthreshold slope and suppression of short channel effects [3,4]. Sub-100nm n-channel vertical MOSFET's have already been reported [5,6]. However the shortest previous results for vertical p-channel MOSFET's have  $L$  of 0.25 $\mu\text{m}$  [7] for a uniform pillar structure and 0.13 $\mu\text{m}$  for edges of selective epitaxy facets [8]. The main problem is the source/drain dopant (boron) diffusion during gate oxidation after epitaxy and pillar-formation, or during annealing after source and drain dopant implantation. This diffusion is dramatically enhanced by gate oxidation. In this work, we solve this diffusion problem by the use of SiGeC which is shown to be useful in eliminating the oxidation-enhanced diffusion. We then introduced novel SiGeC layers in source and drain of vertical transistors to stop boron diffusion and hence successfully scaled the channel length down to 25nm for the vertical p-channel MOSFET's.

## Results and Impact/Applications:

### *Fundamental Interaction of Carbon on Boron Diffusion through Silicon Interstitials*

i-Si, 1500Å, 700°C
Si : boron $3 \times 10^{19}/\text{cm}^3$ , 250Å, 700°C
i-Si, 100Å, 700°C
i-Si <sub>1-x-y</sub> Ge <sub>x</sub> C <sub>y</sub> , 250Å, 625°C
i-Si, 400Å, 700°C
Si : boron $3 \times 10^{19}/\text{cm}^3$ , 250Å, 700°C
i-Si, 1500Å, 700°C
Si buffer layer : boron $3 \times 10^{19}/\text{cm}^3$ , 2500Å, 1000°C

Fig.1. Test structure to study boron oxidation enhanced diffusion and transient enhanced diffusion. Two boron markers are separated by a Si<sub>1-x-y</sub>Ge<sub>x</sub>C<sub>y</sub> interstitial sink layer ( $x = [0 - 0.2]$ ;  $y = [0 - 0.005]$ ) (Ref. 10)

As described above, OED can increase diffusion by an order of magnitude or more at low process temperatures. It is mediated by interstitial silicon atoms. SiGeC has previously been shown to be capable of reducing transient enhanced diffusion (TED) of boron caused by ion implantation [9], which is also mediated by interstitials. We then used the structure of Fig. 1 to probe the use of SiGeC to reduce OED. The structure has two marker layers of highly-boron-doped silicon layers designed to measure the reduction of oxidation enhanced diffusion of boron (OED) [10]. OED is caused by the injection of interstitial Si atoms, which are necessary for the diffusion of boron. One boron layer is above and one is below a Si<sub>1-x-y</sub>Ge<sub>x</sub>C<sub>y</sub> region designed to capture interstitials, which are introduced from the surface during oxidation. While the exact mechanism is not well understood, it appears that substitutional C creates a sink for Si interstitials, which are required for the diffusion of dopant atoms such as boron. By reducing the local interstitial concentration, diffusion coefficients can thus be reduced, not just in the SiGeC region but also in nearby silicon regions. Note in Fig.2 that in the control sample without any SiGeC (Fig 2(a.)) there is a substantial increase in the diffusion coefficient when the samples are annealed in oxygen as opposed to in nitrogen. Modelling the SIMS curves show an increase of the diffusion coefficient by nearly an order of magnitude. In the sample of Fig. 2(b.), a Si<sub>0.8</sub>Ge<sub>0.2</sub>C<sub>0.005</sub> layer was inserted between the boron marker layers. In this sample no OED was observed for the lower boron peak, showing that all of the injected interstitials were effectively captured [10].




Figure 2. SIMS of boron and carbon levels (C as-grown only) in buried marker layers as-grown and after annealing at 850 °C in either N<sub>2</sub> or O<sub>2</sub> in (a.) control sample with no SiGeC and (b.) sample with SiGeC layer between the two boron layers. Note the elimination of OED in the lower boron-doped layer in sample (b.) [10].

### Vertical p-channel MOSFET's




Fig. 3. Cross-section of vertical p-channel MOSFET's with Si only (no SiGeC layers).

The cross-section of our initial vertical p-channel MOSFET's without any SiGeC layers is shown in Fig. 3. The p<sup>+</sup>np<sup>+</sup> epitaxial layers were grown by rapid thermal chemical vapor deposition on a Si (100) p-type substrate<sup>[11]</sup>. 26 sccm Dichlorosilane was used as Si source. The system pressure was maintained at 6 torr with a hydrogen flow of 3 slpm. Epitaxial layers were doped *in situ* using B<sub>2</sub>H<sub>6</sub> and PH<sub>3</sub>. Following a p<sup>+</sup> buffer layer grown at 1000°C with a boron doping of 6x10<sup>19</sup>cm<sup>-3</sup>, an n-type Si channel (doping 1~5x10<sup>18</sup>cm<sup>-3</sup>) was grown at 700°C with undoped spacer layers on each side of the channel. In this work we used wide rather than ultra-thin pillars, so the channel was doped in order to suppress punch-through. Special steps were necessary to achieve a sharp phosphorous profile in the channel and will be discussed elsewhere. The channel length is defined as the epitaxial layer thickness between the two p<sup>+</sup> layers, with the edge of the p<sup>+</sup> profile defined as the point when the boron concentration (as

measured by secondary ion mass spectroscopy (SIMS)) drops to  $1/\sqrt{2}$  of its value in the heavily doped source/drain, multiplied by 1.1 to account for the fact that the side walls were not perfectly vertical. Fig. 4 gives SIMS profiles of boron in the as-grown  $p^+np^+$  structures, which demonstrate the abrupt profiles before any further high temperature processes. The boron slopes are 8nm/dec and 12nm/dec on upper and lower edges respectively, and are limited by SIMS resolution. (The worse profile on lower interfaces is caused by the primary  $Cs^+$  beam knocking in B atoms further into the substrate). Vertical islands were created by optical lithography and reactive ion etching. The island edges were aligned with the  $[011]$  and  $[0\bar{1}1]$  crystal direction on the substrate. The slope of the walls was  $\sim 25^\circ$  off from perfectly vertical.

Sacrificial and gate oxidations were performed at  $750^\circ C$  in wet  $O_2$  to give either a 6nm or 10nm sacrificial oxide followed by a 6 or 10nm gate oxide. These oxide thickness and all others reported in our work were all measured on a planar (100) crystal Si control wafer oxidized simultaneously with the FET's. Higher oxide thickness are expected on the side walls, which have a nominal (110)-like surface orientation. (An oxidation rate enhancement of 60~80% has been reported on a (110) vs. a (100) surface at  $800^\circ C$  in dry  $O_2$  for oxide thickness in the 6~10nm range on (100) surfaces<sup>[10]</sup>). Because the Si islands in this work are large ( $\sim 50 \times 50 \mu m^2$ ), 2-D effects on the side walls (vs. those in small pillars) can probably be neglected. 200nm  $p^+$ -polysilicon gates were deposited at  $700^\circ C$  with in-situ doping of  $2 \times 10^{21} cm^{-3}$  (from SIMS) giving a sheet resistance of  $10 \Omega/\square$ . No gate depletion effects were observed in planar MOS capacitors using the same gates as a result of the high active doping concentration levels in the gates. The final process steps were poly-Si dry-etching and back-end processing.




Figure 4. SIMS profiles from as-grown samples (dashed line) and after wet oxidation at  $750^\circ C$  and  $700^\circ C$  poly-Si deposition (solid line) for structures with Si only (no SiGeC).

Fig. 4 also gives the SIMS result from the same sample after all the high temperature processing. It shows that boron in the source and drain has diffused into channel, which limits the channel length in practice to  $\gg 100\text{nm}$ . Note in the literature vertical p-channel MOSFET's by a similar process were limited to  $L > 130\text{nm}$  [7,8], although a high pressure (10bar) wet oxidation at low temperature ( $600^\circ\text{C}$ ) was required to limit diffusion [8,13]. For our process, devices with  $L=0.5\mu\text{m}$  are well behaved, but those with  $L=0.1\mu\text{m}$  (as grown) are shorted. Simulations showed most of this diffusion to be caused by the well known oxidation enhanced diffusion (OED) effect, in which injected interstitials greatly increase the diffusion of boron [9].




Figure 5. (a) SIMS profiles for vertical p-channel MOSFET's with 20nm undoped  $\text{Si}_{0.976}\text{Ge}_{0.2}\text{C}_{0.004}$  epitaxial layers after the same high temperature process conditions as in Fig 2. The mesa structure is shown in the inset. (b) SIMS profiles for a  $L=25\text{nm}$  device sample with highly B-doped SiGeC layers after all the high temperature processing.

The work in the previous section work has shown that SiGeC can getter interstitial Si generated during gate oxidation or implantation, so that OED or TED effects both in SiGeC and in nearby Si can be suppressed [10,14]. To use this principle for vertical MOSFET's, 20nm  $\text{Si}_{0.976}\text{Ge}_{0.2}\text{C}_{0.004}$  layers grown at  $625^\circ\text{C}$  were sandwiched between the  $\text{p}^+$  Si and the undoped spacers. Germane and methylsilane were used as the gas sources [15]. In addition to reducing the OED and TED effects, these layers also have the advantage that the boron diffusion coefficient in them is 80 times lower than in Si under the same  $\text{N}_2$  annealing condition [16,17]. The SIMS profiles after all the high temperature processing is shown in Fig.5(a). The schematic structure is given in the inset. Note that in contrast to Fig. 4, the samples with SiGeC layers kept sharp boron profiles, so that it should be possible to reduce the channel length to under 50nm. In the sample of Fig. 5(a), the SiGeC was not doped, so that it was part of the channel. To remove the uncertainties about the effects of SiGeC and oxides grown on SiGeC on the channel carrier transport, we then heavily doped the SiGeC layers. This insured the channel region exists entirely in Si, and still allowed the device to benefit from the reduction of

boron diffusion in the SiGeC region and nearby. Fig. 5(b) shows the SIMS profile in an actual  $L=25\text{nm}$  device sample after all the high temperature processing in which the SiGeC layers were doped.




Figure 6: Output I-V (a) and subthreshold drain current vs. gate voltage (b) characteristic for  $L=70\text{nm}$ . Gate oxide was 6nm or 10nm measured on planar Si surface.

Well-behaved drain currents and subthreshold I-V curves for a transistor with channel length of 70nm are given in Fig. 6.  $L$  was measured by SIMS (as defined earlier) after all high temperature processing. A transconductance of  $100\text{mS/mm}$  at  $V_{DS} = -1.1\text{V}$  has been achieved with a 6nm gate oxide on planar control wafer. Due to the high channel doping ( $2.5 \times 10^{18}\text{cm}^{-3}$ ), the subthreshold slopes are relatively large,  $190\text{mV/dec}$ . Longer channel length devices ( $L=0.1\mu\text{m}$ ) with lower doping ( $0.9 \times 10^{18}\text{cm}^{-3}$ ) and the same gate oxide thickness had better slopes ( $88\text{mV/dec}$ ). To further scale the device, we also fabricated vertical p-channel MOSFET's with a 25nm channel length. These devices suffered from the onset of punch-through, but the gate still can control the drain current in the linear region (Fig. 7). Note the strained SiGeC has a bandgap 0.15eV lower than Si, with most of the offset in the valence band [18]. It has been predicted that narrower bandgap in source region would help reduce the floating body effects,[19] but their effect in present p-channel devices (low avalanche coefficient vs. n-channel) and low drain voltage is uncertain. Carriers crossing the heavily-doped SiGeC/Si interface may suffer from series resistance. The total series resistance in our device is  $25\Omega$  for  $W=200\mu\text{m}$ . It is not certain if it is due to the Si/SiGe interface or spreading and contact resistance. Improvements of the subthreshold and punch-through behavior will be expected using an ultra-thin pillar to fully deplete an intrinsic channel region by surrounding gates.






Figure 7: Output I-V (a) and subthreshold drain current vs. gate voltage (b) for devices with  $L=25\text{nm}$ . Gate oxide was 10nm measured on planar Si surface.

### Summary

Rapid thermal chemical vapor deposition (RTCVD) can be used to grow high quality  $\text{Si}_{1-x-y}\text{Ge}_x\text{C}_y$  alloy layers. These layers are effective at reducing the oxidation enhanced diffusion of dopants by getting silicon interstitials not only in the  $\text{Si}_{1-x-y}\text{Ge}_x\text{C}_y$  layers themselves, but also in nearby silicon layers. Vertical MOSFET's are an attractive option for the scaling of FET structures, by taking advantage of the ability of CVD to finely control layer thicknesses. By introducing SiGeC diffusion barrier layers, for the first time boron dopant diffusion from source and drain into the channel region can be suppressed during the gate oxidation of vertical p-channel MOSFET's. Devices with a channel length down to 25nm have been fabricated vs. a previous state of art of 130nm. Still better performance can be expected by using a surrounding gate structure with ultra-thin pillar.

### References

- [1.] H. Takato, K. Sunouchi, N. Okabe, A. Nitayama, K. Hieda, F. Horiguchi, and F. Masuoka, "Impact of surrounding gate transistor for ultra-high density LSI's", IEEE Trans. Electron Devices, vol. 38, pp573, 1991.
- [2.] X. Zheng, M. Pak, J. Huang, S. Choi, and K. L. Wang, "A vertical MOSFET with a leveling, surrounding gate fabricated on a nanoscale island", Proceeding of 56th Device Research Conference, pp70, Charlottesville, Virginia, June 1998.
- [3.] C. Auth and J. Plummer, "Vertical, fully-depleted, surrounding gate MOSFET's on sub- $0.1\mu\text{m}$  thick silicon pillars", Proceeding of 54th Device Research Conference, pp108, Santa Barbara, California, Jun. 1996.
- [4.] C. Auth and J. Plummer, "Scaling theory for cylindrical, fully-depleted, surrounding-gate MOSFET's", IEEE Electron Device Letters, vol. 18, pp74, 1997.

- [5.] H. Gossner, I. Eisele and L. Risch, "Vertical Si-metal-oxide-semiconductor field effect transistors with channel lengths of 50nm by molecular beam epitaxy", *Jpn. J. Appl. Phys.*, vol. 33, pp2423, 1994.
- [6.] L. Risch, W. Krautschneider, F. Hofmann, H. Schäfer, T. Aeugle and W. Rönser, "Vertical MOS transistors with 70nm channel length", *IEEE Trans. Electron Devices*, vol. 43, pp973, 1996.
- [7.] K. Liu, S. Ray, S. Oswal and S. Banerjee, "A deep submicron SiGe/Si vertical PMOSFET fabricated by Ge ion implantation", *IEEE Electron Device Letter*, vol. 19, pp13, 1998.
- [8.] D. Behammer, L. Vescan, R. Loo, J. Moers, A. Mück, Lüth and T. Grabolla, "Selectively grown vertical Si-pMOS transistor with short channel lengths", *Electronics Letters*, vol. 32, pp406, 1996.
- [9.] L.D. Lanzerotti, J.C. Sturm, E. Stach, R. Hull, T. Buyuklimanli, and C. Magee, *Appl. Phys. Lett.* **70**, 3125-3126 (1997).
- [10.] M.S. Carroll, C.L. Chang, and J.C. Sturm, *Appl. Phys. Lett.* **73**, 3695-3697 (1998).
- [11] J. C. Sturm, P. V. Schwartz, E. J. Prinz, and H. Manoharan, "Growth of SiGe by rapid thermal vapor deposition and application to the heterojunction bipolar transistors", *J. Vac. Sci. Technol.* vol B9, pp2011, 1991.
- [12] E. A. Irene, H. Z. Massoud, and E. Tierney, "Silicon oxidation studies: silicon orientation effects on thermal oxidation", *J. Electrochem. Soc.*, vol 133, pp1253, 1986.
- [13] V. R. Rao, F. Wittmann, H. Gossner, and I. Eisele, "Hysteresis behavior in 85nm channel length vertical n-MOSFET's grown by MBE", *IEEE Trans. Electron. Devices*, vol 43, pp973, 1996.
- [14] P. A. Stolk, D. J. Eaglesham, H. -J. Gossmann, and J. M. Poate, "Carbon incorporation in silicon for suppressing interstitial-enhanced boron diffusion", *Appl. Phys. Lett.* vol. 66, pp1370, 1995.
- [15] C. W. Liu, A. St. Amour, J. C. Sturm, Y. R. J. Lacroix, M. L. W. Thewalt, C. W. Magee, and D. Eaglesham, "Growth and photoluminescence of high quality SiGeC random alloys on silicon substrates", *J. Appl. Phys.* vol. 80, pp3043, 1996.
- [16] M. Carroll, L. Lanzerotti, and J. C. Sturm, "Quantitative measurement of reduction of boron diffusion by substitutional carbon incorporation", *Mat. Res. Soc. Spr. Mtg.*, San Fransisco, California, 1998.
- [17] P. Kuo, J. Hoyt, J. Gibbons, J. Turner, R. Jacowitz, and T. Kamins, "Comparison of boron diffusion in Si and strained SiGe epitaxial layers", *Appl. Phys. Lett.* vol. 62, pp612, 1993.
- [18] C. L. Chang, A. St. Amour and J. C. Sturm, "The effect of carbon on the valence band offset of compressively strained SiGeC/(100)Si heterojunctions", *Appl. Phys. Lett.* vol. 70, pp1557, 1997.

- [19] A. Nishiyama, O. Arisumi, and M. Yoshimi, "Suppression of the floating-body effect in partially-depleted SOI MOSFET's with SiGe source structure and its mechanism", IEEE Trans. Electron Devices, vol. 44, pp2187, 1997.

### **Technology Transition/Students Using the Equipment in this Program**

Three Ph.D. students benefited directly from the equipment supported by this program:

1. Ms. Min Yang:  
 Thesis Title: Sub-100-nm Vertical MOSFET's with SiGeC Source/Drains  
 Date of Graduation: June, 2000  
 Current Employment: IBM Microelectronics, Fishkill, NY
2. Mr. Chialin Chang:  
 Thesis Title: Properties and Applications of Crystalline SiGeC Alloys  
 Date of Graduation: January, 1999  
 Current Employment: Motorola, Phoenix, AZ
3. Dr. Louis Lanzerotti  
 Thesis Title: Carbon in SiGe Heterojunction Bipolar Transistors  
 Date of Graduation: January, 1999  
 Current Employment: IBM Microelectronics, Burlington, VT
4. Mr. Malcolm Carroll  
 Thesis Title: Fundamental Diffusion Effects in SiGeC and SiC alloys  
 Date of Graduation: June 2001  
 Current Employment: Agere Systems, Murray Hill, NJ

Ms. Yang, whose thesis was directly on the vertical MOSFET's discussed in this report, is now working at IBM Microelectronics on vertical MOSFET's for commercial product development using the expertise on these structures developed during her Ph.D. work at Princeton.

### **Publications Resulting from Equipment on this grant**

1. C.C. Chang and J.C. Sturm, "Effect of carbon on the valence band offset of compressively-strained  $\text{Si}_{1-x-y}\text{Ge}_x\text{C}_y$  / (100) Si heterojunctions," Appl. Phys. Lett. **(70)**, 1557-1559 (1997).
2. C.W. Liu and J.C. Sturm, "Low-temperature CVD growth of  $\beta$ -SiC on (100) Si using methylsilane and device characteristics," J. Appl. Phys. **82**, 4558-4565 (1997).

3. L.D. Lanzerotti, J.C. Sturm, E. Stach, R. Hull, T. Buyuklimanli, and C. Magee, "Suppression of boron transient enhanced diffusion in SiGe heterojunction bipolar transistors by carbon incorporation," *Appl. Phys. Lett.* **70**, 3125-3126 (1997).
4. (Invited) A. St. Amour, L.D. Lanzerotti, C.C. Chang, and J.C. Sturm, "Optical and electrical properties of  $\text{Si}_{1-x-y}\text{Ge}_x\text{C}_y$  thin films and devices," *Thin Sol. Films* **294**, 112-117 (1997).
5. C.L. Chang, A. St. Amour, and J.C. Sturm, "The effect of carbon on the valence band offset of compressively strained  $\text{Si}_{1-x-y}\text{Ge}_x\text{C}_y/(100)$  Si heterojunctions," *Appl. Phys. Lett.* **70** (12), 1557-1559 (1997).
6. M.S. Carroll, C-L Chang, and J.C. Sturm "Complete suppression of boron transient-enhanced diffusion and oxidation-enhanced diffusion in silicon using localized substitutional carbon incorporation," *Appl. Phys. Lett.* **73**, 3695-3697 (1998).
7. J.C. Sturm "Advanced column-IV epitaxial materials for silicon-based optoelectronics," *Bull. Mat. Res. Soc.*, 60-64 (April 1998).
8. C. L. Chang, L. P. Rokhinson, J. C. Sturm, "Direct optical measurement of the valence band offset of  $p^+ \text{Si}_{1-x-y}\text{Ge}_x\text{C}_y/p^- \text{Si}(100)$  by heterojunction internal photoemission," *Appl. Phys. Lett.*, 3568-2570 (1998).
9. L.D. Lanzerotti, J.C. Sturm, E. Stach, R. Hull, T. Buyuklimanli, and C. Magee, "Suppression of boron outdiffusion in SiGe HBT's by carbon incorporation," *Tech. Dig. Inter. Elec. Dev. Mtg*, 249-252 (1996).
10. C.C. Chang, A. St. Amour, and J.C. Sturm, "Effect of carbon on the valence band offset of  $\text{Si}_{1-x-y}\text{Ge}_x\text{C}_y/\text{Si}$  heterojunction," *Tech. Dig. Inter. Elec. Dev. Mtg*, 257-260 (1996).
11. (Invited) A. St. Amour, L. D. Lanzerotti, C. C. Chang, and J. C. Sturm, "Optical and electrical properties of  $\text{Si}_{1-x-y}\text{Ge}_x\text{C}_y$  thin films and devices, *Proc. Symp. Europ.*
12. C.W. Liu, and J.C. Sturm, "Polycrystalline Si growth on  $\beta$ -SiC by rapid thermal chemical vapor deposition," *Proc. Symp. Mat. Res. Soc.* **470**, 127-132 (1997).
13. L.D. Lanzerotti, J.C. Sturm, E.A. Stach, R. Hull, T. Buyuklimanli, and C. Magee, "Suppression of boron outdiffusion in SiGe HBTS by carbon incorporation," *Proc. Symp. Mat. Res. Soc.* **469**, 297-302 (1997).
14. M. Carroll, L.L. Lanzerotti, C.C. Chang, and J.C. Sturm, "Silicon epitaxial regrowth in RTCVD for passivation of reactive ion-etched Si/SiGe/Si microstructures," *Tech. Prog. Elect. Mater. Conf.*, 16 (1997).

15. C.L. Chang, S. Shukla, V. Venkataraman, J.C. Sturm, and M. Shayegan, "Effective mass measurement in two-dimensional hole gas in strained  $\text{Si}_{1-x-y}\text{Ge}_x\text{C}_y/(100)$  modulation doped heterostructures," Tech. Dig. 7<sup>th</sup> Inter. Symp. Silicon Molec. Beam Epitaxy, 45-46 (1997).
16. M.S. Carroll, L.D. Lanzerotti, and J.C. Sturm, "Quantitative measurement of reduction of boron diffusion by substitutional carbon incorporation," Proc. Symp. Mat. Res. Soc., **527**, 417-422(1998).
17. C-L. Chang, S.P. Shukla, W. Pan, V. Venkataraman, J.C. Sturm, and M. Shayegan, "Effective mass measurement in two-dimensional hole gas in strained  $\text{Si}_{1-x-y}\text{Ge}_x\text{C}_y/\text{Si}(100)$  modulation doped heterstructures," *Thin Solid Films* **321**, 51-54 (1998).
18. C.L. Chang and J.C. Sturm, "Polycrystalline  $\text{Si}_{1-x-y}\text{Ge}_x\text{C}_y$  for suppression of boron penetration in PMOS structures," Proc. Symp. Mat. Res. Soc. **525**, 213-218 (1998).
19. C.L. Chang, L.P. Rokhinson, and J.C. Sturm, "Direct optical measurement of the valence band offset of  $p^+ \text{Si}_{1-x-y}\text{Ge}_x\text{C}_y/p^- \text{Si}(100)$  by heterojunction internal photoemission," Proc. Symp. Mat. Res. Soc. **533**, pp. 245-250 (1998).
20. M.S. Carroll, C.L. Chang, J.C. Sturm, and T. Buyuklimanli, "Complete suppression of oxidation enhancement of boron diffusion using substitutional carbon incorporation," Ext. Abs. Elec. Mat. Conf, 14 (1998).
21. (Invited) J.C. Sturm., M. Yang, M.S. Carroll, and C.L. Chang, " $\text{Si}_{1-x-y}\text{Ge}_x\text{C}_y$  Alloys: An Enabling Technology for Scaled High Performance Silicon-Based Heterojunction Devices," Proc. IEEE Silicon Monolithic Integrated Circuits in RF Systems, 1-2 (1998).
22. M. Yang, C-L. Chang, M. Carroll, and J. C. Sturm, "25nm p-Channel vertical MOSFET's with SiGeC source-drains," *IEEE Elec. Dev. Lett.* **20**, pp. 301-303 (1999).
23. M. Yang, and J.C. Sturm, "Doped vs. undoped  $\text{Si}_{1-x-y}\text{Ge}_x\text{C}_y$  layers in sub-100 nm vertical p-channel MOSFETs ," *Thin Solid Films* **369**, pp. 366-370 (2000).